

Jatindra Kumar Deka

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11783432/publications.pdf>

Version: 2024-02-01

27
papers

248
citations

2258059

3
h-index

2550090

3
g-index

27
all docs

27
docs citations

27
times ranked

101
citing authors

#	ARTICLE	IF	CITATIONS
1	Selective Fault-Masking for Improving Yield and Performance of On-Chip Networks. , 2021, , .		0
2	Locating Open-Channels in Octagon Networks on Chip-Microprocessors. , 2020, , .		6
3	Improving Reliability in Spidergon Network on Chip-Microprocessors. , 2020, , .		6
4	Reliability Monitoring in a Smart NoC Component. , 2020, , .		7
5	A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip. Journal of Electronic Testing: Theory and Applications (JETTA), 2019, 35, 215-243.	1.2	10
6	Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 1026-1039.	3.1	13
7	A Time-Optimized Scheme Towards Analysis of Channel-Shorts in on-Chip Networks. Journal of Electronic Testing: Theory and Applications (JETTA), 2017, 33, 227-254.	1.2	9
8	A concurrent approach to detect and diagnose shorts in interconnects of on-chip networks. , 2016, , .		2
9	A topology-agnostic test model for link shorts in on-chip networks. , 2016, , .		8
10	Detecting and diagnosing open faults in NoC channels on activation of diagonal nodes. , 2016, , .		8
11	On-line detection and diagnosis of stuck-at faults in channels of NoC-based systems. , 2016, , .		9
12	Towards a Scalable Test Solution for the Analysis of Interconnect Shorts in On-chip Networks. , 2016, , .		10
13	An odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant NoCs. , 2016, , .		7
14	An on-line test solution for addressing interconnect shorts in on-chip networks. , 2016, , .		7
15	Impact of NoC interconnect shorts on performance metrics. , 2016, , .		23
16	One poison is antidote against another poison. , 2016, , .		5
17	Directed Symbolic Execution for VLSI Circuits. , 2015, , .		0
18	An Optimal Diagnosis of NoC Interconnects on Activation of Diagonal Routers. , 2015, , .		19

#	ARTICLE	IF	CITATIONS
19	A packet address driven test strategy for stuck-at faults in networks-on-chip interconnects. , 2015, , .		14
20	Crossing register transfer level for VLSI circuits. , 2015, , .		2
21	Beyond test pattern generation: Coverage analysis. , 2015, , .		3
22	An outlier detection method based on cluster pruning. , 2014, , .		2
23	Detection of faulty interswitch links in 2-D mesh network-on-chips. , 2014, , .		17
24	Pruning based method for outlier detection. , 2012, , .		0
25	An Outlier Detection Method Based on Clustering. , 2011, , .		53
26	Distance based fast outlier detection method. , 2010, , .		8
27	Min-max event-triggered computation tree logic. Sadhana - Academy Proceedings in Engineering Sciences, 2002, 27, 163-180.	1.3	0