

# George Theodoridis

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11298238/publications.pdf>

Version: 2024-02-01

16  
papers

130  
citations

1684188

5  
h-index

1474206

9  
g-index

16  
all docs

16  
docs citations

16  
times ranked

142  
citing authors

| #  | ARTICLE  | IF  | CITATIONS |
|----|--|-----|-----------|
| 1  | On the exploitation of a high-throughput SHA-256 FPGA design for HMAC. ACM Transactions on Reconfigurable Technology and Systems, 2012, 5, 1-28.                                     | 2.5 | 34        |
| 2  | Design and implementation of totally-self checking SHA-1 and SHA-256 hash functionsâ€™ architectures. Microprocessors and Microsystems, 2016, 45, 227-240.                           | 2.8 | 22        |
| 3  | High-Speed FPGA Implementation of Secure Hash Algorithm for IPsec and VPN Applications. Journal of Supercomputing, 2006, 37, 179-195.  | 3.6 | 19        |
| 4  | The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17, 221-233.      | 3.1 | 15        |
| 5  | Optimising the SHAâ€™12 cryptographic hash function on FPGAs. IET Computers and Digital Techniques, 2014, 8, 70-82.  | 1.2 | 14        |
| 6  | A method for partitioning applications in hybrid reconfigurable architectures. Design Automation for Embedded Systems, 2005, 10, 27-47.  | 1.0 | 5         |
| 7  | The ARISE Reconfigurable Instruction Set Extensions Framework. , 2007, , .   |     | 4         |
| 8  | An Application Development Framework for ARISE Reconfigurable Processors. ACM Transactions on Reconfigurable Technology and Systems, 2009, 2, 1-30.                                  | 2.5 | 4         |
| 9  | A Hybrid ILP-CP Model for Mapping Directed Acyclic Task Graphs to Multicore Architectures. , 2014, , .   |     | 4         |
| 10 | High speed binary counter based on 1D Cellular Automata. , 2016, , .   |     | 3         |
| 11 | A high throughput pipelined architecture for H.264/AVC deblocking filter. , 2010, , .  |     | 2         |
| 12 | A SYSTEMATIC FLOW FOR DEVELOPING TOTALLY SELF-CHECKING ARCHITECTURES FOR SHA-1 AND SHA-2 CRYPTOGRAPHIC HASH FAMILIES. Journal of Circuits, Systems and Computers, 2013, 22, 1350049. | 1.5 | 2         |
| 13 | Highâ€™performance FPGA implementations of the cryptographic hash function JH. IET Computers and Digital Techniques, 2013, 7, 29-40.   | 1.2 | 1         |
| 14 | An 8K-UHD capable 8-stage pipeline deblocking filter for H.264/AVC. , 2014, , .  |     | 1         |
| 15 | A hardware implementation of the JVT Rate Control for H.264. , 2014, , .   |     | 0         |
| 16 | A High Performance Bitplane Encoder for the CCSDS 122.0-B-1 Compression Standard. , 2018, , .  |     | 0         |