## Miaoqing Huang

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/11262590/publications.pdf

Version: 2024-02-01

1163117 1199594 45 477 8 12 g-index citations h-index papers 45 45 45 388 docs citations times ranked citing authors all docs

#	Article	IF	CITATIONS
1	Design and Demonstration of a SIMD System Based on the Bit-serial PE Array in FPGA. , 2019, , .		O
2	Efficient utilization of multi-core processors and many-core co-processors on supercomputer beacon for scalable geocomputation and geo-simulation over big earth data. Big Earth Data, 2018, 2, 65-85.	4.4	3
3	Modelling the Interaction of THz Waves with Breast Cancer Tissues. , 2018, , .		5
4	Cyberinfrastructure and High-Performance Computing. , 2018, , 341-354.		0
5	PolyPC: Polymorphic parallel computing framework on embedded reconfigurable system. , 2017, , .		1
6	MIC in GIS. , 2017, , 1226-1232.		0
7	OOGen: An Automated Generation Tool for Custom MPSoC Architectures Based on Object-Oriented Programming Methods. , 2016, , .		2
8	A hybrid parallel cellular automata model for urban growth simulation over GPU/CPU heterogeneous architectures. International Journal of Geographical Information Science, 2016, 30, 494-514.	4.8	50
9	GPGPU in GIS. , 2016, , 1-8.		O
10	MIC in GIS. , 2016, , 1-6.		0
11	Archborn: an open source tool for automated generation of chip heterogeneous multiprocessor architectures., 2015,,.		5
12	Towards Optimal Task Distribution on Computer Clusters with Intel MIC Coprocessors. , 2015, , .		1
13	Achieving energy-efficiency on MPSoCs: performance and power optimizations. , 2015, , .		O
14	Exploiting hardware abstraction for hybrid parallel computing framework., 2015,,.		0
15	Performance and Energy Optimization on MPSoCs by Enabling STT-MRAM LUTs. , 2015, , .		O
16	A unified OpenCL-flavor programming model with scalable hybrid hardware platform on FPGAs. , 2014, , .		9
17	Improve memory access for achieving both performance and energy efficiencies on heterogeneous systems. , 2014, , .		3
18	Geocomputation over the Emerging Heterogeneous Computing Infrastructure. Transactions in GIS, 2014, 18, 3-24.	2.3	15

#	Article	IF	CITATIONS
19	A Hierarchical Memory Architecture with NoC Support for MPSoC on FPGAs., 2014,,.		1
20	Unsupervised image classification over supercomputers Kraken, Keeneland and Beacon. GIScience and Remote Sensing, 2014, 51, 321-338.	5.9	10
21	Parallelizing computer vision algorithms on acceleration technologies: A SIFT case study. , 2014, , .		2
22	Modular Design of Fully Pipelined Reduction Circuits on FPGAs. IEEE Transactions on Parallel and Distributed Systems, 2013, 24, 1818-1826.	5.6	16
23	Accelerating Applications Using GPUs on Embedded Systems and Mobile Devices. , 2013, , .		3
24	Improve Effective Capacity and Lifetime of Solid State Drives. , 2013, , .		3
25	A Delay-based PUF Design Using Multiplexers on FPGA. , 2013, , .		6
26	A delay-based PUF design using multiplexer chains. , 2013, , .		4
27	Accelerating Mean Shift Segmentation Algorithm on Hybrid CPU/GPU Platforms. , 2013, , 157-166.		9
28	Developing application-specific multiprocessor platforms on FPGAs., 2012,,.		8
29	Towards efficient GPU sharing on multicore processors. Performance Evaluation Review, 2012, 40, 119-124.	0.6	4
30	Improving the Performance of On-Board Cache for Flash-Based Solid-State Drives. , 2012, , .		1
31	High-Performance Reconfigurable Computing. International Journal of Reconfigurable Computing, 2012, 2012, 1-2.	0.2	5
32	Efficient Mapping of Task Graphs onto Reconfigurable Hardware Using Architectural Variants. IEEE Transactions on Computers, 2012, 61, 1354-1360.	3.4	12
33	Scaling scientific applications on clusters of hybrid multicore/GPU nodes. , 2011, , .		14
34	Exploiting concurrent kernel execution on graphic processing units., 2011,,.		34
35	New Hardware Architectures for Montgomery Modular Multiplication Algorithm. IEEE Transactions on Computers, 2011, 60, 923-936.	3.4	82
36	Creating HW/SW co-designed MPSoPC's from high level programming models. , 2011, , .		5

#	Article	IF	Citations
37	Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study. International Journal of Reconfigurable Computing, 2010, 2010, 1-11.	0.2	2
38	Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study. , 2010, , .		4
39	Modular design of fully pipelined accumulators. , 2010, , .		2
40	RDMS: A hardware task scheduling algorithm for Reconfigurable Computing. , 2009, , .		7
41	Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants., 2009,,.		6
42	Portable library development for reconfigurable computing systems: A case study. Parallel Computing, 2008, 34, 245-260.	2.1	8
43	The Promise of High-Performance Reconfigurable Computing. Computer, 2008, 41, 69-76.	1.1	126
44	Hardware task scheduling optimizations for reconfigurable computing. , 2008, , .		8
45	A Portable Memory Access Framework on Reconfigurable Computers. , 2007, , .		1