Saheli Sarkhel

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/11218611/publications.pdf

Version: 2024-02-01

1307594 1281871 26 211 7 11 citations g-index h-index papers 26 26 26 103 all docs docs citations times ranked citing authors

#	Article	IF	CITATIONS
1	Spatial Composition Grading of Binary Metal Alloy Gate Electrode for Short-Channel SOI/SON MOSFET Application. IEEE Transactions on Electron Devices, 2012, 59, 3280-3287.	3.0	67
2	Compact 2D modeling and drain current performance analysis of a work function engineered double gate tunnel field effect transistor. Journal of Computational Electronics, 2016, 15, 104-114.	2.5	32
3	A compact quasi 3D threshold voltage modeling and performance analysis of a novel linearly graded binary metal alloy quadruple gate MOSFET for subdued short channel effects. Superlattices and Microstructures, 2015, 82, 293-302.	3.1	19
4	Recent research trends in gate engineered tunnel FET for improved current behavior by subduing the ambipolar effects: A review. , 2015 , , .		17
5	Compact 2D threshold voltage modeling and performance analysis of ternary metal alloy work-function-engineered double-gate MOSFET. Journal of Computational Electronics, 2017, 16, 648-657.	2.5	12
6	3D Modelling and Performance Analysis of Dual Material Tri-Gate Tunnel Field Effect Transistor. IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 2019, 36, 117-129.	3.2	12
7	A comprehensive two dimensional analytical study of a nanoscale linearly graded binary metal alloy gate cylindrical junctionless MOSFET for improved short channel performance. Journal of Computational Electronics, 2014, 13, 925-932.	2.5	10
8	Analytical modeling and simulation of a linearly graded binary metal alloy gate nanoscale cylindrical MOSFET for reduced short channel effects. Journal of Computational Electronics, 2014, 13, 599-605.	2.5	10
9	A compact analytical model of binary metal alloy silicon-on-nothing (BMASON) tunnel FET with interface trapped charges. Journal of Computational Electronics, 2017, 16, 704-713.	2.5	8
10	Two-Dimensional Potential and Threshold Voltage Modeling of Work Function Engineered Double Gate High-k Gate Stack Schottky Barrier MOSFET. Journal of Electronic Materials, 2019, 48, 3823-3832.	2.2	5
11	3D Modeling based Performance Analysis of Gate Engineered Trigate SON TFET with SiO <inf>2</inf> 22 stacked gate oxide. , 2018, , .		4
12	A two dimensional analytical modeling of fully depleted dual material gate SON MOSFET and evidence for suppressed SCEs. , 2012 , , .		3
13	Exploring the Asymmetric Characteristics of a Double Gate MOSFET with Linearly Graded Binary Metal Alloy Gate Electrode for Enhanced Performance. IETE Journal of Research, 2016, 62, 786-794.	2.6	3
14	Analytical Modeling and Performance Characterization of a Double Gate MOSFET with Dielectric Pockets Incorporating Work Function Engineered Binary Metal Alloy Gate Electrode for Subdued SCEs. IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 2018, 35, 506-513.	3.2	2
15	A 0.6 V 1.6 nA Constant Current Reference Circuit with Improved Power Supply Sensitivity., 2021,,.		2
16	Study of power dissipation and delay of TWO dimensional SOI and SON based MOSFET inverter. , 2013, , .		1
17	Realization of gate performance using hybrid SET-CMOS pass transistor based logic gate. , 2013, , .		1
18	Analytical potential distribution model of symmetric double gate underlap MOSFET with binary metal alloy as gate electrode for subdued sces. , 2013, , .		1

#	Article	IF	CITATIONS
19	Analytical model for I <inf>D</inf> -V <inf>D</inf> characteristics of a triple metal double gate TFET. , 2016, , .		1
20	Two Dimensional Analytical Modeling based Threshold Voltage Characteristics of Proposed Linearly Graded Work Function Engineered Gate all around SB MOSFET. , $2018, $, .		1
21	Small - signal parameter extraction to study the RF performance of SOI and SON MOSFET. , 2012, , .		O
22	A compact capacitive approach based threshold voltage modeling and performance comparison of a novel UBR MOSFET with SOI MOSFET. , 2014, , .		0
23	Parasitic fringe capacitance modeling of work function engineered double gate TFET. , 2017, , .		O
24	Exploring the Threshold Voltage Characteristics and Short Channel Behavior of Gate Engineered Front Gate Stack MOSFET with Graded Channel. Silicon, 2019, 11, 1421-1428.	3.3	0
25	Analytical Model of a Strain Induced Lateral Channel Workfunction Engineered Surrounding Gate MOSFET. , 2020, , .		0
26	Statistical Analysis of a Low Power Analog Current Source. , 2022, , .		0