

# Jun Lin

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/11192060/jun-lin-publications-by-year.pdf>

**Version:** 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

89  
papers

781  
citations

15  
h-index

23  
g-index

127  
ext. papers

1,106  
ext. citations

2.9  
avg, IF

4.95  
L-index

#	Paper	IF	Citations
89	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. <i>IEEE Communications Letters</i> , <b>2021</b> , 25, 1153-1157	3.8	2
88	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2936-2949	3.9	6
87	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2911-2924	3.9	3
86	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes <b>2021</b> ,		2
85	Evaluations on Deep Neural Networks Training Using Posit Number System. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 70, 174-187	2.5	14
84	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 879-891	3.9	7
83	Efficient Software Implementation of the SIKE Protocol Using New Data Representation. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 1-1	2.5	2
82	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 359-371	2.6	2
81	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 3484-3497	3.9	7
80	Fine-Grained Bit-Flipping Decoding for LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 896-900	3.5	8
79	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3382-3386	3.5	11
78	Multi-Layer Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , <b>2020</b> , 24, 1880-1884	3.8	3
77	A Proximal Iteratively Reweighted Approach for Efficient Network Sparsification. <i>IEEE Transactions on Computers</i> , <b>2020</b> , 1-1	2.5	1
76	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer <b>2020</b> ,		6
75	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 1399-1403	3.5	2
74	Information Storage Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 2464-2468	2.6	5
73	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading <b>2020</b> ,		1

72	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 57-61	3.5	5
71	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network <b>2019</b> ,		3
70	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. <i>IEEE Access</i> , <b>2019</b> , 7, 50980-50993	3.5	1
69	Improved Fast-SSC-Flip Decoding of Polar Codes. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 950-953	3.8	6
68	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks <b>2019</b> ,		8
67	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2008-2020	2.6	5
66	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2019</b> , 9, 280-291	5.2	16
65	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3174-3187	3.9	10
64	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3188-3200	3.9	8
63	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 785-788	3.8	5
62	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 227-231	3.5	4
61	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 288-301	3.9	4
60	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 332-336	3.5	
59	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 397-401	3.5	2
58	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 357-361	3.5	3
57	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes <b>2019</b> ,		4
56	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network <b>2019</b> ,		4
55	TIE <b>2019</b> ,		19

54	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes <b>2019</b> ,		1
53	A New Fast-SSC-Flip Decoding of Polar Codes <b>2019</b> ,		1
52	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. <i>IEEE Access</i> , <b>2019</b> , 7, 120681-120694	3.9	3
51	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes <b>2019</b> ,		1
50	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks <b>2019</b> ,		1
49	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography <b>2019</b> ,		6
48	Training Deep Neural Networks Using Posit Number System <b>2019</b> ,		4
47	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems <b>2019</b> ,		1
46	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes <b>2019</b> ,		5
45	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks <b>2019</b> ,		4
44	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 1194-1198	3.5	22
43	Efficient Hardware Architectures for Deep Convolutional Neural Network. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 1941-1953	3.9	61
42	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. <i>IEEE Wireless Communications Letters</i> , <b>2018</b> , 7, 708-711	5.9	19
41	A Stage-Combined Belief Propagation Decoder for Polar Codes. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 687-694	1.4	0
40	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 226-230	3.5	4
39	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. <i>IEEE Signal Processing Letters</i> , <b>2018</b> , 25, 984-988	3.2	6
38	Parameter-Free $\beta$ -Box Decoding of LDPC Codes. <i>IEEE Communications Letters</i> , <b>2018</b> , 22, 1318-1321	3.8	5
37	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning <b>2018</b> ,		6

36	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks <b>2018</b> ,		2
35	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 280-293	2.6	34
34	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning <b>2018</b> ,		25
33	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes <b>2018</b> ,		1
32	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes <b>2018</b> ,		1
31	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes <b>2018</b> ,		3
30	A Low-Complexity Massive MIMO Detection Algorithm Based on Matrix Partition <b>2018</b> ,		2
29	A reduced complexity decoding algorithm for NB-LDPC codes <b>2017</b> ,		2
28	An access pattern based adaptive mapping function for GPGPU scratchpad memory. <i>IEICE Electronics Express</i> , <b>2017</b> , 14, 20170373-20170373	0.5	
27	Optimized sorting network for successive cancellation list decoding of polar codes. <i>IEICE Electronics Express</i> , <b>2017</b> , 14, 20170735-20170735	0.5	3
26	Low-complexity detection algorithms based on matrix partition for massive MIMO <b>2017</b> ,		4
25	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2763-2775	2.6	39
24	Efficient Soft Cancellation Decoder Architectures for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 87-99	2.6	11
23	Energy efficient SVM classifier using approximate computing <b>2017</b> ,		4
22	Reduced complexity message passing detection algorithm in large-scale MIMO systems <b>2017</b> ,		1
21	An ultra-long FFT architecture implemented in a reconfigurable application specified processor. <i>IEICE Electronics Express</i> , <b>2016</b> , 13, 20160504-20160504	0.5	5
20	Design and implementation of high performance matrix inversion based on reconfigurable processor. <i>IEICE Electronics Express</i> , <b>2016</b> , 13, 20160579-20160579	0.5	2
19	A high throughput belief propagation decoder architecture for polar codes <b>2016</b> ,		3

18	Intra-layer nonuniform quantization of convolutional neural network <b>2016</b> ,		5
17	Efficient convolution architectures for convolutional neural network <b>2016</b> ,		13
16	A Multimode Area-Efficient SCL Polar Decoder. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 3499-3512	2.6	18
15	A High Throughput List Decoder Architecture for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 1-14	2.6	15
14	A hybrid partial sum computation unit architecture for list decoders of polar codes <b>2015</b> ,		1
13	Reduced complexity belief propagation decoders for polar codes <b>2015</b> ,		14
12	An Efficient List Decoder Architecture for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2508-2518	2.6	35
11	Efficient Error Control Decoder Architectures for Noncoherent Random Linear Network Coding. <i>Journal of Signal Processing Systems</i> , <b>2014</b> , 76, 195-209	1.4	
10	Efficient list decoder architecture for polar codes <b>2014</b> ,		20
9	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 2649-2660	2.6	11
8	A reduced latency list decoding algorithm for polar codes <b>2014</b> ,		17
7	Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 1756-1761	2.6	15
6	Linearized Polynomial Interpolation and Its Applications. <i>IEEE Transactions on Signal Processing</i> , <b>2013</b> , 61, 206-217	4.8	7
5	Reduced-Complexity Decoders of Long Reed-Solomon Codes Based on Composite Cyclotomic Fourier Transforms. <i>IEEE Transactions on Signal Processing</i> , <b>2012</b> , 60, 3920-3925	4.8	6
4	Flexible LDPC Decoder Design for Multigigabit-per-Second Applications. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2010</b> , 57, 116-124	3.9	36
3	An Efficient VLSI Architecture for Nonbinary LDPC Decoders. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2010</b> , 57, 51-55	3.5	27
2	Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2010</b> , 57, 1071-1082	3.9	46
1	LDPC decoder design for high rate wireless personal area networks. <i>IEEE Transactions on Consumer Electronics</i> , <b>2009</b> , 55, 455-460	4.8	5

