## Jun Lin

## List of Publications by Citations

Source: https://exaly.com/author-pdf/11192060/jun-lin-publications-by-citations.pdf

Version: 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

89	781	15	23
papers	citations	h-index	g-index
127	1,106	<b>2.9</b> avg, IF	4.95
ext. papers	ext. citations		L-index

#	Paper	IF	Citations
89	Efficient Hardware Architectures for Deep Convolutional Neural Network. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 1941-1953	3.9	61
88	Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2010</b> , 57, 1071-1082	3.9	46
87	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2763-2775	2.6	39
86	Flexible LDPC Decoder Design for Multigigabit-per-Second Applications. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2010</b> , 57, 116-124	3.9	36
85	An Efficient List Decoder Architecture for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 2508-2518	2.6	35
84	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 280-293	2.6	34
83	An Efficient VLSI Architecture for Nonbinary LDPC Decoders. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2010</b> , 57, 51-55	3.5	27
82	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning 2018,		25
81	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 1194-1198	3.5	22
8o	Efficient list decoder architecture for polar codes 2014,		20
79	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. <i>IEEE Wireless Communications Letters</i> , <b>2018</b> , 7, 708-711	5.9	19
78	TIE <b>2019</b> ,		19
77	A Multimode Area-Efficient SCL Polar Decoder. <i>IEEE Transactions on Very Large Scale Integration</i> (VLSI) Systems, <b>2016</b> , 24, 3499-3512	2.6	18
76	A reduced latency list decoding algorithm for polar codes 2014,		17
75	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2019</b> , 9, 280-291	5.2	16
74	A High Throughput List Decoder Architecture for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 1-14	2.6	15
73	Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes. <i>IEEE Transactions</i> on Very Large Scale Integration (VLSI) Systems, <b>2013</b> , 21, 1756-1761	2.6	15

## (2020-2015)

72	Reduced complexity belief propagation decoders for polar codes 2015,		14
71	Evaluations on Deep Neural Networks Training Using Posit Number System. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 70, 174-187	2.5	14
70	Efficient convolution architectures for convolutional neural network 2016,		13
69	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3382-3386	3.5	11
68	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, <b>2014</b> , 22, 2649-2660	2.6	11
67	Efficient Soft Cancelation Decoder Architectures for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 87-99	2.6	11
66	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3174-3187	3.9	10
65	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks 2019,		8
64	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3188-3200	3.9	8
63	Fine-Grained Bit-Flipping Decoding for LDPC Codes. <i>IEEE Transactions on Circuits and Systems II:</i> Express Briefs, <b>2020</b> , 67, 896-900	3.5	8
62	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 3484-3497	3.9	7
61	Linearized Polynomial Interpolation and Its Applications. <i>IEEE Transactions on Signal Processing</i> , <b>2013</b> , 61, 206-217	4.8	7
60	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 879-891	3.9	7
59	Improved Fast-SSC-Flip Decoding of Polar Codes. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 950-953	3.8	6
58	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. <i>IEEE Signal Processing Letters</i> , <b>2018</b> , 25, 984-988	3.2	6
57	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning 2018,		6
56	Reduced-Complexity Decoders of Long Reed-Solomon Codes Based on Composite Cyclotomic Fourier Transforms. <i>IEEE Transactions on Signal Processing</i> , <b>2012</b> , 60, 3920-3925	4.8	6
55	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer <b>2020</b> ,		6

54	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2936-2949	3.9	6
53	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography <b>2019</b> ,		6
52	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2008-2020	2.6	5
51	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 785-788	3.8	5
50	An ultra-long FFT architecture implemented in a reconfigurable application specified processor. <i>IEICE Electronics Express</i> , <b>2016</b> , 13, 20160504-20160504	0.5	5
49	Parameter-Free \$ell_p\$ -Box Decoding of LDPC Codes. <i>IEEE Communications Letters</i> , <b>2018</b> , 22, 1318-13	<b>23</b> .8	5
48	LDPC decoder design for high rate wireless personal area networks. <i>IEEE Transactions on Consumer Electronics</i> , <b>2009</b> , 55, 455-460	4.8	5
47	Information Storage Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 2464-2468	2.6	5
46	Intra-layer nonuniform quantization of convolutional neural network 2016,		5
45	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes 2019,		5
44	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 57-61	3.5	5
43	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 226-230	3.5	4
42	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 227-231	3.5	4
41	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 288-301	3.9	4
40	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes 2019,		4
39	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network 2019,		4
38	Low-complexity detection algorithms based on matrix partition for massive MIMO 2017,		4
37	Energy efficient SVM classifier using approximate computing <b>2017</b> ,		4

36	Training Deep Neural Networks Using Posit Number System <b>2019</b> ,	4
35	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks <b>2019</b> ,	4
34	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network <b>2019</b> ,	3
33	Multi-Layer Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , <b>2020</b> , 24, 1880-1884.8	3
32	Optimized sorting network for successive cancellation list decoding of polar codes. <i>IEICE Electronics Express</i> , <b>2017</b> , 14, 20170735-20170735	3
31	A high throughput belief propagation decoder architecture for polar codes <b>2016</b> ,	3
30	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 357-361	3
29	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. <i>IEEE Access</i> , <b>2019</b> , 7, 120681-120694	3
28	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2911-2924	3
27	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes <b>2018</b> ,	3
26	A reduced complexity decoding algorithm for NB-LDPC codes 2017,	2
25	Design and implementation of high performance matrix inversion based on reconfigurable processor. <i>IEICE Electronics Express</i> , <b>2016</b> , 13, 20160579-20160579	2
24	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks 2018,	2
23	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 397-401	2
22	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 1399-1403	2
21	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. <i>IEEE Communications Letters</i> , <b>2021</b> , 25, 1153-1157	2
20	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes 2021,	2
19	Efficient Software Implementation of the SIKE Protocol Using New Data Representation. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 1-1	2

18	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 359-371	2.6	2
17	A Low-Complexity Massive MIMO Detection Algorithm Based on Matrix Partition 2018,		2
16	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. <i>IEEE Access</i> , <b>2019</b> , 7, 50980-50	09 <b>3</b> .3	1
15	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes <b>2019</b> ,		1
14	A New Fast-SSC-Flip Decoding of Polar Codes <b>2019</b> ,		1
13	Reduced complexity message passing detection algorithm in large-scale MIMO systems 2017,		1
12	A hybrid partial sum computation unit architecture for list decoders of polar codes 2015,		1
11	A Proximal Iteratively Reweighted Approach for Efficient Network Sparsification. <i>IEEE Transactions on Computers</i> , <b>2020</b> , 1-1	2.5	1
10	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading 2020,		1
9	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes <b>2019</b> ,		1
8	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks <b>2019</b> ,		1
7	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems 2019,		1
6	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes 2018,		1
5	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes <b>2018</b> ,		1
4	A Stage-Combined Belief Propagation Decoder for Polar Codes. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 687-694	1.4	O
3	An access pattern based adaptive mapping function for GPGPU scratchpad memory. <i>IEICE Electronics Express</i> , <b>2017</b> , 14, 20170373-20170373	0.5	
2	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 332-336	3.5	
1	Efficient Error Control Decoder Architectures for Noncoherent Random Linear Network Coding. Journal of Signal Processing Systems, <b>2014</b> , 76, 195-209	1.4	