

John Hennessy

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/10956280/publications.pdf>

Version: 2024-02-01

26
papers

1,405
citations

1307594

7
h-index

794594

19
g-index

26
all docs

26
docs citations

26
times ranked

331
citing authors

#	ARTICLE	IF	CITATIONS
1	FLASH vs. (simulated) FLASH. ACM SIGPLAN Notices, 2000, 35, 49-58.	0.2	35
2	FLASH vs. (Simulated) FLASH. Operating Systems Review (ACM), 2000, 34, 49-58.	1.9	5
3	FLASH vs. (Simulated) FLASH. Computer Architecture News, 2000, 28, 49-58.	2.5	3
4	Flexible use of memory for replication/migration in cache-coherent DSM multiprocessors. Computer Architecture News, 1998, 26, 342-355.	2.5	6
5	Application and architectural bottlenecks in large scale distributed shared memory machines. Computer Architecture News, 1996, 24, 134-145.	2.5	3
6	SoftFLASH. ACM SIGPLAN Notices, 1996, 31, 210-220.	0.2	0
7	SoftFLASH. Operating Systems Review (ACM), 1996, 30, 210-220.	1.9	2
8	The performance impact of flexibility in the Stanford FLASH multiprocessor. ACM SIGPLAN Notices, 1994, 29, 274-285.	0.2	50
9	The performance impact of flexibility in the Stanford FLASH multiprocessor. Operating Systems Review (ACM), 1994, 28, 274-285.	1.9	0
10	The DASH prototype. Computer Architecture News, 1992, 20, 92-103.	2.5	6
11	Hiding memory latency using dynamic scheduling in shared-memory multiprocessors. Computer Architecture News, 1992, 20, 22-33.	2.5	17
12	Comparative evaluation of latency reducing and tolerating techniques. , 1991, , .		110
13	Performance evaluation of memory consistency models for shared-memory multiprocessors. ACM SIGPLAN Notices, 1991, 26, 245-257.	0.2	5
14	Comparative evaluation of latency reducing and tolerating techniques. Computer Architecture News, 1991, 19, 254-263.	2.5	23
15	Performance evaluation of memory consistency models for shared-memory multiprocessors. , 1991, , .		157
16	The directory-based cache coherence protocol for the DASH multiprocessor. Computer Architecture News, 1990, 18, 148-159.	2.5	273
17	Analysis of critical architectural and programming parameters in a hierarchical. Performance Evaluation Review, 1990, 18, 163-172.	0.6	2
18	Memory consistency and event ordering in scalable shared-memory multiprocessors. , 1990, , .		239

#	ARTICLE	IF	CITATIONS
19	Memory consistency and event ordering in scalable shared-memory multiprocessors. Computer Architecture News, 1990, 18, 15-26.	2.5	185
20	The directory-based cache coherence protocol for the DASH multiprocessor. , 1990, , .		147
21	Characterizing the synchronization behavior of parallel programs. ACM SIGPLAN Notices, 1988, 23, 198-211.	0.2	4
22	Hardware/software tradeoffs for increased performance. ACM SIGPLAN Notices, 1982, 17, 2-11.	0.2	1
23	MIPS. ACM SIGMICRO Newsletter, 1982, 13, 17-22.	0.4	52
24	The design and implementation of parametric types in Pascal. Software - Practice and Experience, 1982, 12, 169-184.	3.6	6
25	Hardware/software tradeoffs for increased performance. Computer Architecture News, 1982, 10, 2-11.	2.5	4
26	MIPS: A VLSI Processor Architecture. , 1981, , 337-346.		70