

# Zainalabedin Navabi

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/10813870/zainalabedin-navabi-publications-by-citations.pdf>

**Version:** 2024-04-19

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

62

papers

214

citations

6

h-index

10

g-index

94

ext. papers

307

ext. citations

1.7

avg, IF

2.99

L-index

#	Paper	IF	Citations
62	TruncApp: A truncation-based approximate divider for energy efficient DSP applications <b>2017</b> ,		20
61	Reliability in Application Specific Mesh-Based NoC Architectures <b>2008</b> ,		19
60	SENSIBLE: A Highly Scalable SENSOR DeSIGN for Path-Based Age Monitoring in FPGAs. <i>IEEE Transactions on Computers</i> , <b>2017</b> , 66, 919-926	2.5	14
59	Assertion-based verification for system-level designs <b>2014</b> ,		11
58	An HDL-Based Platform for High Level NoC Switch Testing <b>2007</b> ,		7
57	Automatic correction of certain design errors using mutation technique <b>2014</b> ,		5
56	A mixed HDL/PLI test package <b>2010</b> ,		5
55	BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs <b>2008</b> ,		5
54	Degradable mesh-based on-chip networks using programmable routing tables. <i>IEICE Electronics Express</i> , <b>2007</b> , 4, 332-339	0.5	5
53	Low-latency Multi-Level Mesh Topology for NoCs <b>2006</b> ,		5
52	Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , <b>2004</b> , 20, 575-589	0.7	5
51	Hardware Acceleration of Online Error Detection in Many-Core Processors. <i>Canadian Journal of Electrical and Computer Engineering</i> , <b>2015</b> , 38, 143-153	1.4	4
50	Utilizing HDL simulation engines for accelerating design and test processes <b>2008</b> ,		4
49	Serial Bus Encoding for Low Power Application <b>2006</b> ,		4
48	An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing. <i>Proceedings of the Asian Test Symposium</i> , <b>2006</b> ,		4
47	A New Approach for Design and Verification of Transaction Level Models <b>2007</b> ,		4
46	Stochastic testing of processing cores in a many-core architecture. <i>The Integration VLSI Journal</i> , <b>2016</b> , 55, 183-193	1.4	3

45	A probabilistic approach for counterexample generation to aid design debugging <b>2013</b> ,		3
44	Online periodic test mechanism for homogeneous many-core processors <b>2013</b> ,		3
43	Reducing Search Space for Fault Diagnosis: A Probability-Based Scoring Approach <b>2017</b> ,		3
42	BS 1149.1 extensions for an online interconnect fault detection and recovery <b>2012</b> ,		3
41	BILBO-friendly hybrid BIST architecture with asymmetric polynomial reseeding <b>2012</b> ,		3
40	Virtual tester development using HDL/PLI <b>2010</b> ,		3
39	Optimizing Parametric BIST Using Bio-inspired Computing Algorithms <b>2009</b> ,		3
38	An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations <b>2008</b> ,		3
37	Reliable NoC architecture utilizing a robust rerouting algorithm <b>2008</b> ,		3
36	A Test Approach for Look-Up Table Based FPGAs. <i>Journal of Computer Science and Technology</i> , <b>2006</b> , 21, 141-146	1.7	3
35	An improved scheme for pre-computed patterns in core-based SoC architecture <b>2016</b> ,		3
34	Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2059-2070 <sup>2.6</sup>		2
33	Multi-valued logic test access mechanism for test time and power reduction <b>2015</b> ,		2
32	System-level assertions: approach for electronic system-level verification. <i>IET Computers and Digital Techniques</i> , <b>2015</b> , 9, 142-152	0.9	2
31	Low power scheduling in high-level synthesis using dual-Vth library <b>2015</b> ,		2
30	Aging in digital circuits and age monitoring: Object-oriented modeling and evaluation <b>2015</b> ,		2
29	Signature oriented model pruning to facilitate multi-threaded processors debugging <b>2015</b> ,		2
28	An off-line MDSI interconnect BIST incorporated in BS 1149.1 <b>2014</b> ,		2

27	Improving polynomial datapath debugging with HEDs <b>2014</b> ,		2
26	A novel SAT-based ATPG approach for transition delay faults <b>2017</b> ,		2
25	Power-aware online testing of manycore systems in the dark silicon era <b>2015</b> ,		2
24	Accelerated On-chip Communication Test Methodology Using a Novel High-Level Fault Model <b>2015</b> ,		2
23	Effective RT-level software-based self-testing of embedded processor cores <b>2012</b> ,		2
22	Merit based directed random test generation (MDRTG) scheme for combinational circuits <b>2010</b> ,		2
21	Application specific configuration of a fault-tolerant NoC architecture <b>2008</b> ,		2
20	On-Chip Verification of NoCs Using Assertion Processors <b>2007</b> ,		2
19	Generating gate level two phase dynamic MOS logic from AHPL. <i>Microprocessing and Microprogramming</i> , <b>1985</b> , 16, 89-94		2
18	Self-Healing Many-Core Architecture: Analysis and Evaluation. <i>VLSI Design</i> , <b>2016</b> , 2016, 1-17		2
17	DiBA: n-Dimensional Bitslice Architecture for LSTM Implementation <b>2020</b> ,		1
16	LUT Input Reordering to Reduce Aging Impact on FPGA LUTs. <i>IEEE Transactions on Computers</i> , <b>2020</b> , 69, 1500-1506	2.5	1
15	Automatic Correction of Dynamic Power Management Architecture in Modern Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 308-318	2.6	1
14	A Novel Modeling Approach for System-Level Application Mapping Targeted for Configurable Architecture. <i>Canadian Journal of Electrical and Computer Engineering</i> , <b>2014</b> , 37, 192-202	1.4	1
13	A new structure for interconnect offline testing <b>2013</b> ,		1
12	A reconfigurable online BIST for combinational hardware using digital neural networks <b>2010</b> ,		1
11	A partitioning approach to improve reconfigurable neuron-inspired online BIST <b>2010</b> ,		1
10	Code optimization for enhancing SystemC simulation time <b>2010</b> ,		1

9	Stall Power Reduction in Pipelined Architecture Processors <b>2008</b> ,		1
8	A low-power high-throughput link splitting router for NoCs. <i>Journal of Zhejiang University: Science A</i> , <b>2008</b> , 9, 1708-1714	2.1	1
7	A Mesochronous Technique for Communication in Network on Chips <b>2006</b> ,		1
6	Early prediction of timing critical instructions in pipeline processor <b>2016</b> ,		1
5	Near-Optimal Node Selection Procedure for Aging Monitor Placement <b>2018</b> ,		1
4	Compiling an RT level hardware description language into layout of NMOS cells. <i>Microprocessing and Microprogramming</i> , <b>1986</b> , 18, 123-129		0
3	Test access to deeply embedded analog terminals within an A/MS SoC. <i>Journal of Zhejiang University: Science A</i> , <b>2007</b> , 8, 1543-1552	2.1	
2	Compiling gate RC models into a top level simulation model for rough timing analysis of VLSI circuits. <i>Microprocessors and Microsystems</i> , <b>1991</b> , 15, 313-320	2.4	
1	Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 1845-1853	2.6	