

# Tsu-Jae King Liu

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/10753890/tsu-jae-king-liu-publications-by-year.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

143  
papers

4,078  
citations

30  
h-index

60  
g-index

153  
ext. papers

4,931  
ext. citations

3.3  
avg, IF

5.38  
L-index

#	Paper	IF	Citations
143	Breakdown and Healing of Tungsten-Oxide Films on Microelectromechanical Relay Contacts. <i>Journal of Microelectromechanical Systems</i> , <b>2022</b> , 1-10	2.5	0
142	Simulation-Based Study of Low Minimum Operating Voltage SRAM With Inserted-Oxide FinFETs and Gate-All-Around Transistors. <i>IEEE Transactions on Electron Devices</i> , <b>2022</b> , 69, 1823-1829	2.9	
141	. <i>IEEE Transactions on Electron Devices</i> , <b>2021</b> , 1-6	2.9	1
140	Toward Monolithically Integrated Hybrid CMOS-NEM Circuits. <i>IEEE Transactions on Electron Devices</i> , <b>2021</b> , 68, 6430-6436	2.9	2
139	Sublithographic Patterning of Spin-Coated SiARC Films Using Tilted Ion Implantation. <i>IEEE Transactions on Electron Devices</i> , <b>2020</b> , 67, 2510-2515	2.9	
138	Back-End-of-Line Nano-Electro-Mechanical Switches for Reconfigurable Interconnects. <i>IEEE Electron Device Letters</i> , <b>2020</b> , 41, 625-628	4.4	11
137	Study of MEM Relay Contact Design and Body-Bias Effects on on-State Resistance Stability. <i>Journal of Microelectromechanical Systems</i> , <b>2020</b> , 29, 1531-1536	2.5	3
136	High-Mobility Ge pMOSFETs With Crystalline ZrO <sub>2</sub> Dielectric. <i>IEEE Electron Device Letters</i> , <b>2019</b> , 40, 371-374	4.4	12
135	Reducing adhesion energy of nano-electro-mechanical relay contacts by self-assembled Perfluoro (2,3-Dimethylbutan-2-ol) coating. <i>AIP Advances</i> , <b>2019</b> , 9, 055329	1.5	4
134	Simulation-Based Study of High-Density SRAM Voltage Scaling Enabled by Inserted-Oxide FinFET Technology. <i>IEEE Transactions on Electron Devices</i> , <b>2019</b> , 66, 1754-1759	2.9	2
133	ZrO <sub>2</sub> Ferroelectric FET for Non-volatile Memory Application. <i>IEEE Electron Device Letters</i> , <b>2019</b> , 40, 1419-1422	4.4	24
132	Nanocrystal-Embedded-Insulator (NEI) Ferroelectric Field-Effect Transistor Featuring Low Operating Voltages and Improved Synaptic Behavior. <i>IEEE Electron Device Letters</i> , <b>2019</b> , 40, 1933-1936	4.4	14
131	Tilted ion implantation of spin-coated SiARC films for sub-lithographic and two-dimensional patterning <b>2019</b> ,		1
130	Ultra-Low-Voltage Operation of MEM Relays for Cryogenic Logic Applications <b>2019</b> ,		3
129	Variability Study for Low-Voltage Microelectromechanical Relay Operation. <i>IEEE Transactions on Electron Devices</i> , <b>2018</b> , 65, 1529-1534	2.9	6
128	Nanocrystal-Embedded-Insulator Ferroelectric Negative Capacitance FETs With Sub-kT/q Swing. <i>IEEE Electron Device Letters</i> , <b>2018</b> , 1-1	4.4	10
127	Channel Stress and Ballistic Performance Advantages of Gate-All-Around FETs and Inserted-Oxide FinFETs. <i>IEEE Nanotechnology Magazine</i> , <b>2017</b> , 16, 209-216	2.6	10

126	There's plenty of room at the top <b>2017</b> ,		6
125	. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 1323-1329	2.9	19
124	Reducing adhesion energy of micro-relay electrodes by ion beam synthesized oxide nanolayers. <i>APL Materials</i> , <b>2017</b> , 5, 036103	5.7	1
123	Sub-lithographic Patterning via Tilted Ion Implantation for Scaling Beyond the 7-nm Technology Node. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 231-236	2.9	3
122	Comparison of SOI Versus Bulk FinFET Technologies for 6T-SRAM Voltage Scaling at the 7-/8-nm Node. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 329-332	2.9	23
121	Embedded Nano-Electro-Mechanical Memory for Energy-Efficient Reconfigurable Logic. <i>IEEE Electron Device Letters</i> , <b>2016</b> , 37, 1563-1565	4.4	9
120	Tilted ion implantation as a cost-efficient sublithographic patterning technique. <i>Journal of Vacuum Science and Technology B: Nanotechnology and Microelectronics</i> , <b>2016</b> , 34, 040608	1.3	5
119	Non-Volatile Nano-Electro-Mechanical Memory for Energy-Efficient Data Searching. <i>IEEE Electron Device Letters</i> , <b>2016</b> , 37, 31-34	4.4	13
118	Sub-50 mV NEM relay operation enabled by self-assembled molecular coating <b>2016</b> ,		18
117	Analysis of 7/8-nm Bulk-Si FinFET Technologies for 6T-SRAM Scaling. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 1502-1507	2.9	21
116	Cell Ratio Tuning for High-Density SRAM Voltage Scaling With Inserted-Oxide FinFETs. <i>IEEE Electron Device Letters</i> , <b>2016</b> , 37, 1539-1542	4.4	1
115	Threshold Voltage and DIBL Variability Modeling Based on Forward and Reverse Measurements for SRAM and Analog MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 1119-1126	2.9	5
114	FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 3945-3950	2.9	31
113	Examining the Self-Efficacy of Community College STEM Majors: Factors Related to Four-Year Degree Attainment. <i>Community College Journal of Research and Practice</i> , <b>2015</b> , 39, 1111-1124	0.6	5
112	Electron mobility enhancement in (100) oxygen-inserted silicon channel. <i>Applied Physics Letters</i> , <b>2015</b> , 107, 123502	3.4	5
111	Energy-delay performance optimization of NEM logic relay <b>2015</b> ,		7
110	Nanoelectromechanical Switches for Low-Power Digital Computing. <i>Micromachines</i> , <b>2015</b> , 6, 1046-1065	3.3	54
109	Inserted-oxide FinFET (iFinFET) design to extend CMOS scaling <b>2015</b> ,		4

108	Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications. <i>IEEE Electron Device Letters</i> , <b>2015</b> , 36, 742-744	4.4	14
107	. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 2695-2699	2.9	1
106	Effect of Body Biasing on the Energy-Delay Performance of Logic Relays. <i>IEEE Electron Device Letters</i> , <b>2015</b> , 36, 862-864	4.4	13
105	Nanomechanical Switch Designs to Overcome the Surface Adhesion Energy Limit. <i>IEEE Electron Device Letters</i> , <b>2015</b> , 36, 963-965	4.4	14
104	Electromechanical Diode Cell Scaling for High-Density Nonvolatile Memory. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 1382-1387	2.9	4
103	Extension of Planar Bulk n-Channel MOSFET Scaling With Oxygen Insertion Technology. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 3345-3349	2.9	9
102	Microelectromechanical Relay and Logic Circuit Design for Zero Crowbar Current. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 3296-3302	2.9	6
101	Design of Gate-All-Around Silicon MOSFETs for 6-T SRAM Area Efficiency and Yield. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 2371-2377	2.9	12
100	NEMS Switch Technology <b>2014</b> , 370-389		
99	Adhesive Force Characterization for MEM Logic Relays With Sub-Micron Contacting Regions. <i>Journal of Microelectromechanical Systems</i> , <b>2014</b> , 23, 198-203	2.5	27
98	Variation-Aware Comparative Study of 10-nm GAA Versus FinFET 6-T SRAM Performance and Yield. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 3949-3954	2.9	13
97	NEM relay design for compact, ultra-low-power digital logic circuits <b>2014</b> ,		6
96	Hybrid CMOS/BEOL-NEMS technology for ultra-low-power IC applications <b>2014</b> ,		26
95	Comparative Study of Uniform Versus Supersteep Retrograde MOSFET Channel Doping and Implications for 6-T SRAM Yield. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 1790-1793	2.9	14
94	. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 1040-1045	2.9	3
93	Mechanically modulated tunneling resistance in monolayer MoS <sub>2</sub> . <i>Applied Physics Letters</i> , <b>2013</b> , 103, 183105	3.4	36
92	A new switching device for printed electronics: inkjet-printed microelectromechanical relay. <i>Nano Letters</i> , <b>2013</b> , 13, 5355-60	11.5	38
91	Impact of Gate Line-Edge Roughness (LER) Versus Random Dopant Fluctuations (RDF) on Germanium-Source Tunnel FET Performance. <i>IEEE Nanotechnology Magazine</i> , <b>2013</b> , 12, 1061-1067	2.6	10

90	Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET. <i>IEEE Electron Device Letters</i> , <b>2013</b> , 34, 184-186	4.4	92
89	Design Optimization of Multigate Bulk MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 28-33	2.9	27
88	Fabrication of $\text{Si}_{1-x}\text{Ge}_x$ pMOSFETs Using Corrugated Substrates for Improved $I_{\text{ON}}$ and Reduced Layout-Width Dependence. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 153-158	2.9	5
87	Reliability of MEM relays for zero leakage logic <b>2013</b> ,		7
86	Micro-relay reliability improvement by inkjet-printed microshell encapsulation <b>2013</b> ,		2
85	Stable ruthenium-contact relay technology for low-power logic <b>2013</b> ,		10
84	Carrier-Mobility Enhancement via Strain Engineering in Future Thin-Body MOSFETs. <i>IEEE Electron Device Letters</i> , <b>2012</b> , 33, 318-320	4.4	17
83	Design Requirements for Steeply Switching Logic Devices. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 326-334	2.9	17
82	. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 1468-1474	2.9	5
81	Effectiveness of Stressors in Aggressively Scaled FinFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 1592-1598	2.9	33
80	Planar GeOI TFET Performance Improvement With Back Biasing. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 1629-1635	2.9	14
79	First Demonstration of Quasi-Planar Segmented-Channel MOSFET Design for Improved Scalability. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 2273-2276	2.9	4
78	Multi-input/multi-output relay design for more compact and versatile implementation of digital logic with zero leakage <b>2012</b> ,		10
77	Recent progress and challenges for relay logic switch technology <b>2012</b> ,		5
76	The relay reborn. <i>IEEE Spectrum</i> , <b>2012</b> , 49, 40-43	1.7	25
75	Electromechanical Diode Cell for Cross-Point Nonvolatile Memory Arrays. <i>IEEE Electron Device Letters</i> , <b>2012</b> , 33, 131-133	4.4	12
74	Multiple-Input Relay Design for More Compact Implementation of Digital Logic Circuits. <i>IEEE Electron Device Letters</i> , <b>2012</b> , 33, 281-283	4.4	12
73	MOSFET performance and scalability enhancement by insertion of oxygen layers <b>2012</b> ,		6

72	Characterization of Contact Resistance Stability in MEM Relays With Tungsten Electrodes. <i>Journal of Microelectromechanical Systems</i> , <b>2012</b> , 21, 511-513	2.5	36
71	<b>2011</b> ,		6
70	. <i>IEEE Journal of Solid-State Circuits</i> , <b>2011</b> , 46, 308-320	5.5	145
69	Characterization of Dynamic SRAM Stability in 45 nm CMOS. <i>IEEE Journal of Solid-State Circuits</i> , <b>2011</b> , 46, 2702-2712	5.5	42
68	Highly scaled (Lg~56nm) gate-last Si tunnel field-effect transistors with ION>100A/μm. <i>Solid-State Electronics</i> , <b>2011</b> , 65-66, 22-27	1.7	13
67	Quasi-planar bulk CMOS technology for improved SRAM scalability. <i>Solid-State Electronics</i> , <b>2011</b> , 65-66, 184-190	1.7	7
66	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 236-250	2.9	76
65	Embedded Memory Capability of Four-Terminal Relay Technology. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 891-894	2.9	2
64	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 1846-1854	2.9	19
63	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 3294-3299	2.9	45
62	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 3283-3285	2.9	12
61	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 3541-3548	2.9	110
60	Physically Based Modeling of Stress-Induced Variation in Nanoscale Transistor Performance. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2011</b> , 11, 378-386	1.6	11
59	Characterization of Nanometer-Scale Gap Formation. <i>Journal of the Electrochemical Society</i> , <b>2010</b> , 157, H94	3.9	1
58	SRAM design in fully-depleted SOI technology <b>2010</b> ,		2
57	Prospects for MEM logic switch technology <b>2010</b> ,		8
56	Analysis and demonstration of MEM-relay power gating <b>2010</b> ,		15
55	Perfectly Complementary Relay Design for Digital Logic Applications. <i>IEEE Electron Device Letters</i> , <b>2010</b> , 31, 371-373	4.4	36

54	Sub-60nm Si tunnel field effect transistors with Ion >100 $\mu\text{A}/\mu\text{m}$ <b>2010</b> ,		5
53	Spacer Gate Lithography for Reduced Variability Due to Line Edge Roughness. <i>IEEE Transactions on Semiconductor Manufacturing</i> , <b>2010</b> , 23, 311-315	2.6	17
52	Tunnel Field Effect Transistor With Raised Germanium Source. <i>IEEE Electron Device Letters</i> , <b>2010</b> , 31, 1107-1109	4.4	113
51	Demonstration of integrated micro-electro-mechanical switch circuits for VLSI applications <b>2010</b> ,		33
50	Four-Terminal Relay Design for Improved Body Effect. <i>IEEE Electron Device Letters</i> , <b>2010</b> , 31, 515-517	4.4	14
49	DSS MOSFET With Tunable SDE Regions by Fluorine Pre-Silicidation Ion Implant. <i>IEEE Electron Device Letters</i> , <b>2010</b> , 31, 785-787	4.4	8
48	Prospect of tunneling green transistor for 0.1V CMOS <b>2010</b> ,		47
47	Tri-gate bulk CMOS technology for improved SRAM scalability <b>2010</b> ,		5
46	Electrical Characterization of Etch Rate for Micro- and Nano-Scale Gap Formation. <i>Journal of Microelectromechanical Systems</i> , <b>2010</b> , 19, 1260-1263	2.5	1
45	Seesaw Relay Logic and Memory Circuits. <i>Journal of Microelectromechanical Systems</i> , <b>2010</b> , 19, 1012-1014	4.5	25
44	Four-Terminal-Relay Body-Biasing Schemes for Complementary Logic Circuits. <i>IEEE Electron Device Letters</i> , <b>2010</b> , 31, 890-892	4.4	18
43	Interfacial Adhesion between Rough Surfaces of Polycrystalline Silicon and Its Implications for M/NEMS Technology. <i>Journal of Adhesion Science and Technology</i> , <b>2010</b> , 24, 2545-2556	2	9
42	The Effect of Random Dopant Fluctuation on Specific Contact Resistivity. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 273-281	2.9	10
41	Dopant-Segregated Schottky Junction Tuning With Fluorine Pre-Silicidation Ion Implant. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 1084-1092	2.9	15
40	Performance and Area Scaling Benefits of FD-SOI Technology for 6-T SRAM Cells at the 22-nm Node. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 1301-1309	2.9	30
39	Impact of Body Doping and Thickness on the Performance of Germanium-Source TFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 1710-1713	2.9	25
38	Comparative Study of FinFET Versus Quasi-Planar HTI MOSFET for Ultimate Scalability. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 3250-3256	2.9	2
37	. <i>Proceedings of the IEEE</i> , <b>2010</b> , 98, 2076-2094	14.3	96

36	Low-Standby-Power Bulk MOSFET Design Using High- $\kappa$ Trench Isolation. <i>IEEE Electron Device Letters</i> , <b>2009</b> , 30, 1380-1382	4.4	2
35	Scaling Limitations for Flexural Beams Used in Electromechanical Devices. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 688-691	2.9	16
34	Study of Random-Dopant-Fluctuation (RDF) Effects for the Trigate Bulk MOSFET. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 1538-1542	2.9	66
33	Three-Dimensional FinFET Source/Drain and Contact Design Optimization Study. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 1483-1492	2.9	16
32	Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 2016-2026	2.9	34
31	Scale-Length Assessment of the Trigate Bulk MOSFET Design. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 2840-2842	2.9	9
30	Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 3055-3063	2.9	70
29	Pull-In and Release Voltage Design for Nanoelectromechanical Field-Effect Transistors. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 3072-3082	2.9	12
28	<b>2009</b> ,		71
27	SRAM cell design considerations for SOI technology <b>2009</b> ,		2
26	Reliability of Nanoelectromechanical Nonvolatile Memory (NEMory) Cells. <i>IEEE Electron Device Letters</i> , <b>2009</b> , 30, 269-271	4.4	6
25	Design and reliability of a micro-relay technology for zero-standby-power digital logic applications <b>2009</b> ,		61
24	FinFET Design for Tolerance to Statistical Dopant Fluctuations. <i>IEEE Nanotechnology Magazine</i> , <b>2009</b> , 8, 375-378	2.6	6
23	Large-Scale SRAM Variability Characterization in 45 nm CMOS. <i>IEEE Journal of Solid-State Circuits</i> , <b>2009</b> , 44, 3174-3192	5.5	94
22	A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 2665-2677	2.9	50
21	Nano-Electro-Mechanical Nonvolatile Memory (NEMory) Cell Design and Scaling. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 3482-3488	2.9	41
20	. <i>Proceedings of the IEEE</i> , <b>2008</b> , 96, 306-322	14.3	173
19	Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations <b>2008</b> ,		4



18	Enhanced endurance of dual-bit SONOS NVM cells using the GIDL read method <b>2008</b> ,		8
17	Integrated circuit design with NEM relays <b>2008</b> ,		83
16	Tri-Gate Bulk MOSFET Design for CMOS Scaling to the End of the Roadmap. <i>IEEE Electron Device Letters</i> , <b>2008</b> , 29, 491-493	4.4	45
15	Impact of Gate-Induced Strain on MuGFET Reliability. <i>IEEE Electron Device Letters</i> , <b>2008</b> , 29, 916-919	4.4	9
14	Characterization of Polycrystalline Silicon-Germanium Film Deposition for Modularly Integrated MEMS Applications. <i>Journal of Microelectromechanical Systems</i> , <b>2007</b> , 16, 68-77	2.5	21
13	Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D Integration <b>2007</b> ,		29
12	Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. <i>IEEE Electron Device Letters</i> , <b>2007</b> , 28, 743-745	4.4	1160
11	Dual-Bit Gate-Sidewall Storage FinFET NVM and New Method of Charge Detection. <i>IEEE Electron Device Letters</i> , <b>2007</b> , 28, 502-505	4.4	5
10	Selective Enhancement of SiO <sub>2</sub> Etch Rate by Ar-Ion Implantation for Improved Etch Depth Control. <i>Electrochemical and Solid-State Letters</i> , <b>2007</b> , 10, D89		9
9	ALD Refill of Nanometer-Scale Gaps with High-Dielectric for Advanced CMOS Technologies. <i>Electrochemical and Solid-State Letters</i> , <b>2007</b> , 10, H257		4
8	Study of Poly-SiGe Structural Properties for Modularly Integrated MEMS. <i>ECS Transactions</i> , <b>2006</b> , 3, 1131-1142		3
7	Study of bending-induced strain effects on MuGFET performance. <i>IEEE Electron Device Letters</i> , <b>2006</b> , 27, 671-673	4.4	10
6	FinFET Performance Enhancement with Tensile Metal Gates and Strained Silicon on Insulator (sSOI) Substrate <b>2006</b> ,		6
5	Beyond transistor scaling: alternative device structures for the terascale regime		14-38
4	Extending CMOS with negative capacitance		56-76
3	Designing a low-voltage, high-current tunneling transistor		79-116
2	Mechanical switches		263-298
1	Benchmarking alternative device structures for the terascale regime		39-55

