Sung Kyu Lim

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/10739749/sung-kyu-lim-publications-by-year.pdf

Version: 2024-04-09

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

36 1,901 157 24 h-index g-index citations papers 4.96 176 2.3 2,377 L-index avg, IF ext. citations ext. papers

#	Paper	IF	Citations
157	Performance, Power, and Area of Standard Cells in Sub 3 nm Node Using Buried Power Rail. <i>IEEE Transactions on Electron Devices</i> , 2022 , 1-6	2.9	5
156	Design Automation and Test Solutions for Monolithic 3D ICs. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2022 , 18, 1-49	1.7	О
155	Antiferroelectric negative capacitance from a structural phase transition in zirconia <i>Nature Communications</i> , 2022 , 13, 1228	17.4	4
154	A Compute-in-Memory Hardware Accelerator Design with Back-end-of-line (BEOL) Transistor based Reconfigurable Interconnect. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2022 , 1-1	5.2	1
153	Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 605-616	2.6	
152	An Effective Block Pin Assignment Approach for Block-Level Monolithic 3-D ICs. <i>IEEE Journal on Exploratory Solid-State Computational Devices and Circuits</i> , 2021 , 7, 26-34	2.4	
151	. IEEE Transactions on Electromagnetic Compatibility, 2021 , 63, 246-258	2	3
150	Design-aware Partitioning-based 3D IC Design Flow with 2D Commercial Tools. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	
149	Chiplet/Interposer Co-Design for Power Delivery Network Optimization in Heterogeneous 2.5D ICs. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2021 , 1-1	1.7	1
148	Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 1-14	2.6	
147	Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 386-396	2.6	8
146	Monolithic 3D Inverter with Interface Charge: Parameter Extraction and Circuit Simulation. <i>Applied Sciences (Switzerland)</i> , 2021 , 11, 12151	2.6	
145	Heterogeneous 3D Integration for a RISC-V System With STT-MRAM. <i>IEEE Computer Architecture Letters</i> , 2020 , 19, 51-54	1.8	4
144	Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1151-1164	2.5	5
143	Modeling and Benchmarking Back End Of The Line Technologies on Circuit Designs at Advanced Nodes 2020 ,		2
142	Optimal Ferroelectric Parameters for Negative Capacitance Field-Effect Transistors Based on Full-Chip Implementations Part II: Scaling of the Supply Voltage. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 371-376	2.9	2
141	Cross-Domain Optimization of Ferroelectric Parameters for Negative Capacitance Transistors Part I: Constant Supply Voltage. <i>IEEE Transactions on Electron Devices</i> , 2020 , 67, 365-370	2.9	4

140	A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 2055-2068	2.6	О	
139	Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 2424-2437	2.6	7	
138	Design Flow for Active Interposer-Based 2.5-D ICs and Study of RISC-V Architecture With Secure NoC. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2020 , 10, 2047-2060	1.7	2	
137	Electrical Coupling and Simulation of Monolithic 3D Logic Circuits and Static Random Access Memory. <i>Micromachines</i> , 2019 , 10,	3.3	1	
136	RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs 2019 ,		4	
135	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019 , 27, 888-898	2.6	3	
134	Entropy Production-Based Full-Chip Fatigue Analysis: From Theory to Mobile Applications. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 84-95	2.5	7	
133	Parameter Extraction and Power/Performance Analysis of Monolithic 3-D Inverter (M3INV). <i>IEEE Transactions on Electron Devices</i> , 2019 , 66, 1006-1011	2.9	3	
132	Interdie Coupling Extraction and Physical Design Optimization for Face-to-Face 3-D ICs. <i>IEEE Nanotechnology Magazine</i> , 2018 , 17, 634-644	2.6	1	
131	In-growth test for monolithic 3D integrated SRAM 2018 ,		1	
130	Shrunk-2-D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1716-1724	2.5	25	
129	Tier Degradation of Monolithic 3-D ICs: A Power Performance Study at Different Technology Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1265-12	2 7 3 ⁵	4	
128	TSV-Based 3-D ICs: Design Methods and Tools. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1593-1619	2.5	27	
127	Parasitic Extraction for Heterogeneous Face-to-Face Bonded 3-D ICs. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2017 , 7, 912-924	1.7	5	
126	Residual Stress and Pop-Out Simulation for TSVs and Contacts in Via-Middle Process. <i>IEEE Transactions on Semiconductor Manufacturing</i> , 2017 , 30, 143-154	2.6	3	
125	Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2118-2129	2.6	5	
124	The Impact of 3D Stacking and Technology Scaling on the Power and Area of Stereo Matching Processors. <i>Sensors</i> , 2017 , 17,	3.8	1	
123	Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 992-1003	2.5	6	

122	Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 1178-1182	2.6	1
121	Fast bidirectional shortest path on GPU. <i>IEICE Electronics Express</i> , 2016 , 13, 20160036-20160036	0.5	1
120	. IEEE Transactions on Electron Devices, 2016 , 1-4	2.9	10
119	Probe-Pad Placement for Prebond Test of 3-D ICs. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2016 , 6, 637-644	1.7	5
118	Adaptive Regression-Based Thermal Modeling and Optimization for Monolithic 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 1707-1720	2.5	11
117	Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 1636-1648	2.6	14
116	Design and Analysis of a Stochastic Flash Analog-to-Digital Converter in 3D IC technology for integration with ultrasound transducer array. <i>Microelectronics Journal</i> , 2016 , 48, 39-49	1.8	5
115	Machine Learning Based Variation Modeling and Optimization for 3D ICs. <i>Journal of Information and Communication Convergence Engineering</i> , 2016 , 14, 258-267		1
114	Evaluating Chip-Level Impact of Cu/Low- \$kappa \$ Performance Degradation on Circuit Performance at Future Technology Nodes. <i>IEEE Transactions on Electron Devices</i> , 2015 , 62, 940-946	2.9	8
113	Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory). <i>IEEE Transactions on Computers</i> , 2015 , 64, 112-125	2.5	41
112	Ultralow Power Circuit Design With Subthreshold/Near-Threshold 3-D IC Technologies. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2015 , 5, 980-990	1.7	5
111	Power, performance, and cost comparisons of monolithic 3D ICs and TSV-based 3D ICs 2015,		11
110	Fine-Grained 3-D IC Partitioning Study With a Multicore Processor. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2015 , 5, 1393-1401	1.7	4
109	Stacking integration methodologies in 3D IC for 3D ultrasound image processing application: A stochastic flash ADC design case study 2015 ,		2
108	On diagnosable and tunable 3D clock network design for lifetime reliability enhancement 2015 ,		1
107	Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-Wire Coupling. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1964-1976	2.5	5
106	Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 540-553	2.5	27
105	Impact of size effects in local interconnects for future technology nodes: A study based on full-chip layouts 2014 ,		12

(2013-2014)

104	Backend Dielectric Reliability Full Chip Simulator. <i>IEEE Transactions on Very Large Scale Integration</i> (VLSI) Systems, 2014 , 22, 1750-1762	2.6	6	
103	Design challenges and solutions for ultra-high-density monolithic 3D ICs 2014 ,		18	
102	Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1873-1885	2.5	11	
101	Silicon Effect-Aware Full-Chip Extraction and Mitigation of TSV-to-TSV Coupling. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1900-1913	2.5	27	
100	TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1384-1395	2.5	21	
99	Analysis and Modeling of DC Current Crowding for TSV-Based 3-D Connections and Power Integrity. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology,</i> 2014 , 4, 123-133	1.7	9	
98	TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. <i>Communications of the ACM</i> , 2014 , 57, 107-115	2.5	46	
97	Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 2145-2155	2.6	13	
96	Simulation of system backend dielectric reliability. <i>Microelectronics Journal</i> , 2014 , 45, 1327-1334	1.8	3	
95	Impact of Mechanical Stress on the Full Chip Timing for Through-Silicon-Via-based 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 905-917	2.5	10	
94	Design and analysis of 3D IC-based low power stereo matching processors 2013,		2	
93	Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical Thermal Mechanical Coupling. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1734-1747	2.5	28	
92	Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 862-874	2.6	44	
91	Tier Adaptive Body Biasing: A Post-Silicon Tuning Method to Minimize Clock Skew Variations in 3-D ICs. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2013 , 3, 1720-1730	1.7	5	
90	Ultrahigh Density Logic Designs Using Monolithic 3-D Integration. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1892-1905	2.5	22	
89	High-density integration of functional modules using monolithic 3D-IC technology 2013 ,		37	
88	Test-TSV estimation during 3D-IC partitioning 2013 ,		1	
87	3D IC-package-board co-analysis using 3D EM simulation for mobile applications 2013 ,		2	

86	Block-level designs of die-to-wafer bonded 3D ICs and their design quality tradeoffs 2013,		4
85	Chip/Package Mechanical Stress Impact on 3-D IC Reliability and Mobility Variations. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1694-1707	2.5	10
84	TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1194-1207	2.5	30
83	Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1222-1234	2.5	6
82	Design Quality Trade-Off Studies for 3-D ICs Built With Sub-Micron TSVs and Future Devices. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2012 , 2, 240-248	5.2	16
81	TSV Stress-Aware ATPG for 3D Stacked ICs 2012 ,		7
80	Scan test of die logic in 3D ICs using TSV probing 2012 ,		7
79	Slew-aware buffer insertion for through-silicon-via-based 3D ICs 2012 ,		13
78	Ultra-high density 3D SRAM cell designs for monolithic 3D integration 2012,		26
77	Fast delay estimation with buffer insertion for through-silicon-via-based 3D interconnects 2012 ,		4
76	Transition delay fault testing of 3D ICs with IR-drop study 2012 ,		4
75	Block-level 3D IC design with through-silicon-via planning 2012 ,		20
74	Distributed TSV Topology for 3-D Power-Supply Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 2066-2079	2.6	21
73	Backend dielectric reliability simulator for microprocessor system. <i>Microelectronics Reliability</i> , 2012 , 52, 1953-1959	1.2	3
72	Design quality tradeoff studies for 3D ICs built with nano-scale TSVs and devices 2012,		5
71	3D-MAPS: 3D Massively parallel processor with stacked memory 2012 ,		84
70	Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs 2012,		9
69	Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs 2012 ,		9

68	Design for manufacturability and reliability for TSV-based 3D ICs 2012,		19
67	Backend dielectric chip reliability simulator for complex interconnect geometries 2012,		8
66	Pre-Bond and Post-Bond Test and Signal Recovery Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3-D System. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2011 , 1, 1718-1727	1.7	42
65	Analysis of TSV-to-TSV coupling with high-impedance termination in 3D ICs 2011,		20
64	Signal integrity analysis and optimization for 3D ICs 2011 ,		9
63	Impact of through-silicon-via scaling on the wirelength distribution of current and future 3D ICs 2011 ,		4
62	Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 732-745	2.5	25
61	Analysis and Design of Energy and Slew Aware Subthreshold Clock Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1349-1358	2.5	8
60	Impact of irregular geometries on low-k dielectric breakdown. <i>Microelectronics Reliability</i> , 2011 , 51, 15	82 <u>r.1</u> 58	60
59	Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1635-1648	2.5	17
58	TSV density-driven global placement for 3D stacked ICs 2011 ,		4
57	Impact of nano-scale through-silicon vias on the quality of today and future 3D IC designs 2011 ,		12
56	Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , 2011 , 1, 168-180	1.7	54
55	A study of TSV variation impact on power supply noise 2011 ,		6
54	Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores 2011 ,		10
53	Mechanism of Date Retention Improvement by High Temperature Annealing of Al2O3Blocking Layer in Flash Memory Device. <i>Japanese Journal of Applied Physics</i> , 2011 , 50, 04DD07	1.4	3
52	Reliability and performance-aware 3D SRAM design 2011 ,		1
51	Backend low-k TDDB chip reliability simulator 2011 ,		16

50	Power-supply-network design in 3D integrated systems 2011 ,		9
49	A fine-grained co-simulation methodology for IR-drop noise in silicon interposer and TSV-based 3D IC 2011 ,		3
48	Scan chain and power delivery network synthesis for pre-bond test of 3D ICs 2011 ,		8
47	Mechanism of Date Retention Improvement by High Temperature Annealing of Al2O3Blocking Layer in Flash Memory Device. <i>Japanese Journal of Applied Physics</i> , 2011 , 50, 04DD07	1.4	3
46	Through-silicon-via management during 3D physical design: When to add and how many? 2010 ,		35
45	A study of signal integrity issues in through-silicon-via-based 3D ICs 2010 ,		6
44	Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system 2010 ,		47
43	TSV stress aware timing analysis with applications to 3D-IC layout optimization 2010,		72
42	Improvement of memory performance by high temperature annealing of the Al2O3 blocking layer in a charge-trap type flash memory device. <i>Applied Physics Letters</i> , 2010 , 96, 222902	3.4	25
41	Stress-driven 3D-IC placement with TSV keep-out zone and regularity study 2010 ,		47
40	A study of IR-drop noise issues in 3D ICs with through-silicon-vias 2010 ,		22
39	Buffered clock tree sizing for skew minimization under power and thermal budgets 2010,		6
38	Timing analysis and optimization for 3D stacked multi-core microprocessors 2010,		9
37	Methodology to determine the impact of linewidth variation on chip scale copper/low-k backend dielectric breakdown. <i>Microelectronics Reliability</i> , 2010 , 50, 1341-1346	1.2	17
36	Thermal optimization in multi-granularity multi-core floorplanning 2009,		6
35	A study of stacking limit and scaling in 3D ICs: an interconnect perspective 2009 ,		16
34	A study of Through-Silicon-Via impact on the 3D stacked IC layout 2009 ,		106
33	Co-design of signal, power, and thermal distribution networks for 3D ICs 2009 ,		2

32	Routing optimization of multi-modal interconnects in 3D ICs 2009,		10
31	Co-design of reliable signal and power interconnects in 3D stacked ICs 2009 ,		7
30	Global bus route optimization with application to microarchitectural design exploration 2008,		3
29	Thermal-aware steiner routing for 3D stacked ICs. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2007 ,		6
28	Whitespace redistribution for thermal via insertion in 3D stacked ICs 2007,		11
27	Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling 2007 ,		12
26	Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 38-52	2.5	67
25	Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 2023-2034	2.5	4
24	Rapid Prototyping of Large-scale Analog Circuits With Field Programmable Analog Array 2007,		9
23	Optical Routing for 3-D System-On-Package. <i>IEEE Transactions on Components and Packaging Technologies</i> , 2007 , 30, 805-812		7
22	Optical Routing for 3D System-On-Package 2006 ,		4
21	Microarchitectural Floorplanning Under Performance and Thermal Tradeoff 2006,		8
20	3D Floorplanning with Thermal Vias 2006 ,		20
19	Multi-objective module placement for 3-D system-on-package. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 553-557	2.6	6
18	A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design. <i>Microarchitecture (MICRO), Proceedings of the Annual International Symposium on</i> , 2006 ,		9
17	Placement for large-scale floating-gate field-programable analog arrays. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 906-910	2.6	24
16	Traffic: a novel geometric algorithm for fast wire-optimized floorplanning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2006 , 25, 1075-1086	2.5	3
15	Profile-guided microarchitectural floor planning for deep submicron processor design. <i>IEEE</i> Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006 , 25, 1289-1300	2.5	3

14	Profile-Driven Instruction Mapping for Dataflow Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2006 , 25, 3017-3025	2.5	
13	Edge separability-based circuit clustering with application to multilevel circuit partitioning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2004 , 23, 346-357	2.5	50
12	Retiming-based timing analysis with an application to mincut-based global placement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2004 , 23, 1684-1692	2.5	4
11	Effective thermal via and decoupling capacitor insertion for 3D system-on-package		8
10	Hierarchical placement for large-scale FPAA		1
9	Wire congestion and thermal aware 3D global placement		9
8	Statistical Bellman-Ford algorithm with an application to retiming		1
7	A global router for system-on-package targeting layer and crosstalk minimization		3
6	Module placement for power supply noise and wire congestion avoidance in 3D packaging		2
5	Net and pin distribution for 3D package global routing		5
4	Reliability-aware floorplanning for 3D circuits		7
3	Thermal and Crosstalk-Aware Physical Design for 3D System-On-Package		5
2	Placement for configurable dataflow architecture		1
1	Wire-driven microarchitectural design space exploration		2