

Anand Raghunathan

List of Publications by Citations

Source: <https://exaly.com/author-pdf/10033909/anand-raghunathan-publications-by-citations.pdf>

Version: 2024-04-23

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

201
papers

6,108
citations

39
h-index

71
g-index

230
ext. papers

7,637
ext. citations

2.8
avg, IF

6.16
L-index

#	Paper	IF	Citations
201	Low-Power Digital Signal Processing Using Approximate Adders. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 124-137	2.5	401
200	Analysis and characterization of inherent application resilience for approximate computing 2013 ,		284
199	Security in embedded systems. <i>Transactions on Embedded Computing Systems</i> , 2004 , 3, 461-491	1.8	266
198	IMPACT: IMPrecise adders for low-power approximate computing 2011 ,		204
197	SALSA 2012 ,		201
196	Quality programmable vector processors for approximate computing 2013 ,		162
195	AxNN 2014 ,		134
194	MACACO: Modeling and analysis of circuits for approximate computing 2011 ,		128
193	Approximate computing and the quest for computing efficiency 2015 ,		125
192	Computing in Memory With Spin-Transfer Torque Magnetic RAM. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 470-483	2.6	123
191	Design of voltage-scalable meta-functions for approximate computing 2011 ,		118
190	Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 1-22	2.5	114
189	Scalable effort hardware design 2010 ,		114
188	MedMon: securing medical devices through wireless monitoring and anomaly detection. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2013 , 7, 871-81	5.1	106
187	Tarazu 2012 ,		104
186	Battery life estimation of mobile embedded systems 2001 ,		103
185	High-Level Power Analysis and Optimization 1998 ,		103

184	TapeCache 2012 ,		98
183	. <i>Proceedings of the IEEE</i> , 2016 , 104, 1449-1488	14.3	97
182	Systematic Poisoning Attacks on and Defenses for Machine Learning in Healthcare. <i>IEEE Journal of Biomedical and Health Informatics</i> , 2015 , 19, 1893-905	7.2	85
181	Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits 2013 ,		83
180	ScaleDeep 2017 ,		81
179	Analyzing the energy consumption of security protocols 2003 ,		81
178	Best-effort computing 2010 ,		76
177	Trustworthiness of Medical Devices and Body Area Networks. <i>Proceedings of the IEEE</i> , 2014 , 102, 1174-1188		71
176	Wearable Medical Sensor-Based System Design: A Survey. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2017 , 3, 124-138		69
175	Energy-Efficient Long-term Continuous Personal Health Monitoring. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2015 , 1, 85-98		62
174	Future cache design using STT MRAMs for improved energy efficiency 2012 ,		62
173	Systematic Software-Based Self-Test for Pipelined Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 1441-1453	2.6	61
172	Security as a new dimension in embedded system design 2004 ,		57
171	SPINDLE 2014 ,		54
170	DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes 2013 ,		51
169	Tarazu. <i>Computer Architecture News</i> , 2012 , 40, 61-74		48
168	Approximate storage for energy efficient spintronic memories 2015 ,		47
167	Design and Management of Battery-Supercapacitor Hybrid Electrical Energy Storage Systems for Regulation Services. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2017 , 3, 12-24		47

166	Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1295-1308	2.6	46
165	Power analysis of embedded operating systems 2000 ,		46
164	Scalable Effort Hardware Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 2004-2016	2.6	43
163	Secure Virtual Machine Execution under an Untrusted Management OS 2010 ,		41
162	Scalable-effort classifiers for energy-efficient machine learning 2015 ,		39
161	SECA 2005 ,		39
160	STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks. <i>IEEE Nanotechnology Magazine</i> , 2015 , 14, 1013-1023	2.6	37
159	Approximate computing: An integrated hardware approach 2013 ,		37
158	Dynamic effort scaling 2011 ,		37
157	CABA: Continuous Authentication Based on BioAura. <i>IEEE Transactions on Computers</i> , 2017 , 66, 759-772	2.5	34
156	Best-effort parallel execution framework for Recognition and mining applications 2009 ,		31
155	Synthesis of custom processors based on extensible platforms. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2002 ,		31
154	Securing wireless data 2002 ,		31
153	Power analysis of system-level on-chip communication architectures 2004 ,		29
152	A Trusted Virtual Machine in an Untrusted Management Environment. <i>IEEE Transactions on Services Computing</i> , 2012 , 5, 472-483	4.8	28
151	The LOTTERYBUS on-chip communication architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 596-608	2.6	28
150	Energy-Efficient Neural Computing with Approximate Multipliers. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2018 , 14, 1-23	1.7	27
149	ROBESim: A retrofit-oriented building energy simulator based on EnergyPlus. <i>Energy and Buildings</i> , 2013 , 66, 88-103	7	27

148	A framework for efficient and scalable execution of domain-specific templates on GPUs 2009,		27
147	RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 326-338	2.5	26
146	Improving the Trustworthiness of Medical Device Software with Formal Verification Methods. <i>IEEE Embedded Systems Letters</i> , 2013 , 5, 50-53	1	25
145	Cosimulation-based power estimation for system-on-chip design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2002 , 10, 253-266	2.6	25
144	Vibration-based secure side channel for medical devices 2015,		24
143	STAG. <i>Computer Architecture News</i> , 2014 , 42, 253-264		24
142	Physiological Information Leakage: A New Frontier in Health Information Security. <i>IEEE Transactions on Emerging Topics in Computing</i> , 2016 , 4, 321-334	4.1	23
141	. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 796-809	5.2	23
140	Approximate Computing: An Energy-Efficient Computing Technique for Error Resilient Applications 2015,		22
139	Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems 2016,		22
138	Analysis and design of a hardware/software trusted platform module for embedded systems. <i>Transactions on Embedded Computing Systems</i> , 2008 , 8, 1-31	1.8	22
137	Spintastic: Spin-based stochastic logic for energy-efficient computing 2015,		20
136	A Scalable Synthesis Methodology for Application-Specific Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1175-1188	2.6	20
135	Approximate computing for spiking neural networks 2017,		19
134	ScaleDeep. <i>Computer Architecture News</i> , 2017 , 45, 13-26		19
133	. <i>IEEE Transactions on Computers</i> , 2016 , 65, 1010-1024	2.5	19
132	Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches 2013,		19
131	StoRM 2014,		19

130	Behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis. <i>IEEE Transactions on Computers</i> , 2000 , 49, 865-885	2.5	19
129	2017,		18
128	High-level macro-modeling and estimation techniques for switching activity and power consumption. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2003 , 11, 538-557	2.6	18
127	Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges. <i>Proceedings of the IEEE</i> , 2020 , 108, 2276-2310	14.3	18
126	MDR 2011,		17
125	Efficient fingerprint-based user authentication for embedded systems 2005,		17
124	Power management in high-level synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 1999 , 7, 7-15	2.6	17
123	CxDNN. <i>Transactions on Embedded Computing Systems</i> , 2020 , 18, 1-23	1.8	17
122	Relax-and-rtetime 2013,		16
121	Best-effort semantic document search on GPUs 2010,		16
120	Hijacking an insulin pump: Security attacks and defenses for a diabetes therapy system 2011,		16
119	Energy-optimizing source code transformations for operating system-driven embedded software. <i>Transactions on Embedded Computing Systems</i> , 2007 , 7, 1-26	1.8	16
118	Systematic software-based self-test for pipelined processors 2006,		16
117	Automated energy/performance macromodeling of embedded software 2004,		16
116	Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components. <i>IEEE Design and Test</i> , 2016 , 33, 56-65	1.4	15
115	CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 791-803	2.6	15
114	Computing Approximately, and Efficiently 2015,		15
113	Energy-efficient and Secure Sensor Data Transmission Using Encompression 2013,		15

112	Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 1191-1204	2.6	15
111	Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions 1998 ,		15
110	A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era 2017 ,		14
109	Designing approximate circuits using clock overgating 2016 ,		14
108	Approximate Computing for Long Short Term Memory (LSTM) Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 2266-2276	2.5	14
107	ASLAN: Synthesis of approximate sequential circuits 2014 ,		14
106	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 462-475	2.6	14
105	2017 ,		14
104	Emerging Frontiers in Embedded Security 2013 ,		14
103	On Modeling and Evaluation of Logic Circuits under Timing Variations 2012 ,		14
102	System design methodologies for a wireless security processing platform. <i>Proceedings - Design Automation Conference</i> , 2002 ,		14
101	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1441-1454	2.5	13
100	Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 1413-1426	2.6	13
99	ASLAN: Synthesis of approximate sequential circuits 2014 ,		13
98	High performance model based image reconstruction 2016 ,		12
97	Quality Configurable Reduce-and-Rank for Energy Efficient Approximate Computing 2015 ,		12
96	Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 465-470	2.6	12
95	A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 2035-2045 ¹²	2.5	12

94	Architectural Support for Run-Time Validation of Program Data Properties. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 546-559	2.6	12
93	Model-based Iterative CT Image Reconstruction on GPUs 2017 ,		11
92	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 1017-1030	2.6	11
91	X-MANN 2019 ,		11
90	STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies 2014 ,		11
89	A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks 2017 ,		11
88	Towards trustworthy medical devices and body area networks 2013 ,		11
87	Energy efficient many-core processor for recognition and mining using spin-based memory 2011 ,		11
86	Energy and Execution Time Analysis of a Software-based Trusted Platform Module 2007 ,		11
85	AxBA 2018 ,		11
84	Efficient embedded learning for IoT devices 2016 ,		10
83	2017 ,		10
82	Design and management of hybrid electrical energy storage systems for regulation services 2014 ,		10
81	Exploiting the forgiving nature of applications for scalable parallel execution 2010 ,		10
80	Variation-Tolerant Dynamic Power Management at the System-Level. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 1220-1232	2.6	10
79	Architectural support for safe software execution on embedded processors 2006 ,		10
78	Automated Energy/Performance Macromodeling of Embedded Software. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 542-552	2.5	10
77	Verification of RTL generated from scheduled behavior in a high-level synthesis flow 1998 ,		10

76	SparCE: Sparsity Aware General-Purpose Core Extensions to Accelerate Deep Neural Networks. <i>IEEE Transactions on Computers</i> , 2019 , 68, 912-925	2.5	10
75	Asymmetric Underlapped Sub-10-nm n-FinFETs for High-Speed and Low-Leakage 6T SRAMs. <i>IEEE Transactions on Electron Devices</i> , 2016 , 63, 1034-1040	2.9	9
74	Manna 2019 ,		9
73	Automatic Power Modeling of Infrastructure IP for System-on-Chip Power Analysis 2007 ,		9
72	Considering process variations during system-level power analysis 2006 ,		9
71	Dynamic Binary Instrumentation-Based Framework for Malware Defense. <i>Lecture Notes in Computer Science</i> , 2008 , 64-87	0.9	9
70	Gradual Channel Pruning While Training Using Feature Relevance Scores for Convolutional Neural Networks. <i>IEEE Access</i> , 2020 , 8, 171924-171932	3.5	9
69	Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 992-1002	2.6	8
68	A defense framework against malware and vulnerability exploits. <i>International Journal of Information Security</i> , 2014 , 13, 439-452	2.8	8
67	DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes 2015 ,		8
66	An evaluation of energy-saving technologies for residential purposes 2010 ,		8
65	Hybrid Simulation for Energy Estimation of Embedded Software. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1843-1854	2.5	8
64	Logic Synthesis of Approximate Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 2503-2515	2.5	8
63	Attacking and Defending a Diabetes Therapy System 2014 , 175-193		8
62	2019 ,		7
61	DISASTER: Dedicated Intelligent Security Attacks on Sensor-Triggered Emergency Responses. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2017 , 3, 255-268		7
60	Energy-efficient recognition and mining processor using scalable effort design 2013 ,		7
59	Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling. <i>Transactions on Embedded Computing Systems</i> , 2013 , 12, 1-23	1.8	7

58	Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing 2016,		7
57	Pruning Filters while Training for Efficiently Optimizing Deep Learning Networks 2020,		6
56	Domain-Specific Many-core Computing using Spin-based Memory. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 881-894	2.6	6
55	Model-based Iterative CT Image Reconstruction on GPUs. <i>ACM SIGPLAN Notices</i> , 2017 , 52, 207-220	0.2	6
54	Recovery-based design for variation-tolerant SoCs 2012,		6
53	SYNCVIBE: Fast and Secure Device Pairing through Physical Vibration on Commodity Smartphones 2018,		6
52	Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2017 , 13, 1-20	1.7	5
51	Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation 2019,		5
50	Variation-Aware Voltage Level Selection. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 925-936	2.6	5
49	Asymmetric underlapped FinFET based robust SRAM design at 7nm node 2015,		5
48	Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 605-609	2.6	5
47	. <i>IEEE Design and Test of Computers</i> , 2007 , 24, 518-520		5
46	Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC 2006,		5
45	Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 296-308	2.6	5
44	Valley-Coupled-Spintronic Non-Volatile Memories With Compute-In-Memory Support. <i>IEEE Nanotechnology Magazine</i> , 2020 , 19, 635-647	2.6	5
43	TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1567-1577	2.6	5
42	Variation-Aware System-Level Power Analysis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1173-1184	2.6	4
41	VESPA: Variability emulation for System-on-Chip performance analysis 2011,		4

40	Energy-Efficient Object Detection Using Semantic Decomposition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2673-2677	2.6	3
39	Approximate Error Detection With Stochastic Checkers. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2258-2270	2.6	3
38	. <i>IEEE Transactions on Magnetics</i> , 2019 , 55, 1-9	2	3
37	Pack and Detect 2019 ,		3
36	Reliability and security of implantable and wearable medical devices 2015 , 167-199		3
35	Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2015 , 12, 1-27	1.7	3
34	Approximate Memory Compression. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 980-991	2.6	3
33	Computing-in-memory with spintronics 2018 ,		3
32	. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 379-390	5.2	3
31	Localized Heating for Building Energy Efficiency 2013 ,		3
30	Variation Aware Cache Partitioning for Multithreaded Programs 2014 ,		3
29	Variation tolerant design of a vector processor for recognition, mining and synthesis 2014 ,		3
28	Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective. <i>IEEE Transactions on Magnetics</i> , 2014 , 50, 1-11	2	3
27	PIC: Partitioned Iterative Convergence for Clusters 2012 ,		3
26	Automatic generation of software pipelines for heterogeneous parallel systems 2012 ,		3
25	Design of Communication Architectures for High-Performance and Energy-Efficient Systems-on-Chips 2005 , 187-222		3
24	TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 730-738	2.6	3
23	Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 4129-4141	2.5	2

22	2019,		2
21	Secure reconfiguration of software-defined radio. <i>Transactions on Embedded Computing Systems</i> , 2012 , 11, 1-22	1.8	2
20	Glitch analysis and reduction in register transfer level power optimization 1996,		2
19	2016,		2
18	A Framework for Extensible Processor Based MPSoC Design 2007, 65-95		2
17	Neuromorphic Computing Enabled by Spin-Transfer Torque Devices 2016,		1
16	Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2017 , 13, 1-22	1.7	1
15	INVISIOS. <i>Transactions on Embedded Computing Systems</i> , 2012 , 11, 1-20	1.8	1
14	A framework for defending embedded systems against software attacks. <i>Transactions on Embedded Computing Systems</i> , 2011 , 10, 1-23	1.8	1
13	Guest Editors Introduction: Green Buildings. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 5-7		1
12	Design for Testability Techniques at the Behavioral and Register-Transfer Levels. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 1998 , 13, 79-91	0.7	1
11	Fast system-level power profiling for battery-efficient system design 2002,		1
10	An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-27	1.5	1
9	Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks. <i>Frontiers in Neuroscience</i> , 2021 , 15, 694402	5.1	1
8	Automatic Synthesis Techniques for Approximate Circuits 2019, 123-140		1
7	Emulation-Based Analysis of System-on-Chip Performance Under Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 3401-3414	2.6	0
6	D y VED eep. <i>Transactions on Embedded Computing Systems</i> , 2020 , 19, 1-24	1.8	0
5	PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2021 , 11, 701-710	5.2	0

4 Emerging Challenges in Designing Secure Mobile Appliances **2003**, 103-127

3 Ax-BxP: Approximate Blocked Computation for Precision-reconfigurable Deep Neural Network Acceleration. *ACM Transactions on Design Automation of Electronic Systems*, **2022**, 27, 1-20 1.5

2 Accelerating DNN Training Through Selective Localized Learning.. *Frontiers in Neuroscience*, **2021**, 15, 759807 5.1

1 EMBIRA: An Accelerator for Model-Based Iterative Reconstruction. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2016**, 24, 3243-3256 2.6