Brad Hutchings

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/10028246/publications.pdf

Version: 2024-02-01

2258059 2550090 17 299 3 3 citations h-index g-index papers 17 17 17 202 docs citations times ranked citing authors all docs

#	Article	IF	CITATIONS
1	RapidSmith: Do-lt-Yourself CAD Tools for Xilinx FPGAs. , 2011, , .		83
2	HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping. , 2011, , .		75
3	Rapid prototyping tools for FPGA designs: RapidSmith. , 2010, , .		35
4	A Fault Injection Analysis of Linux Operating on an FPGA-Embedded Platform. International Journal of Reconfigurable Computing, 2012, 2012, 1-11.	0.2	31
5	Using Hard Macros to Reduce FPGA Compilation Time. , 2010, , .		15
6	Impact of hard macro size on FPGA clock rate and place/route time. , 2013, , .		13
7	Fault Injection Results of Linux Operating on an FPGA Embedded Platform. , 2010, , .		12
8	Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)., 2009,,.		5
9	Comparing fine-grained performance on the Ambric MPPA against an FPGA. , 2009, , .		5
10	Using Novel Configuration Techniques for Accelerated FPGA Aging. , 2020, , .		5
11	Designing Run-Time Reconfigurable Systems with JHDL. Journal of Signal Processing Systems, 2001, 28, 29-45.	1.0	4
12	FPGA Communication Framework., 2011,,.		4
13	Packing a modern Xilinx FPGA using RapidSmith. , 2016, , .		4
14	Profiling FPGA floor-planning effects on timing closure. , 2012, , .		3
15	Approaches for FPGA Design Assurance. ACM Transactions on Reconfigurable Technology and Systems, 2022, 15, 1-29.	2.5	3
16	Distributed-Memory Based FPGA Debug: Design Timing Impact. , 2018, , .		1
17	Using Physical and Functional Comparisons to Assure 3rd-Party IP for Modern FPGAs. , 2018, , .		1